- 您现在的位置：买卖IC网 > Sheet目录286 > 24FC515T-I/SM (Microchip Technology)IC EEPROM 512KBIT 1MHZ 8SOIC
24AA515/24LC515/24FC515
4.0
BUS CHARACTERISTICS
The data on the line must be changed during the low
period of the clock signal. There is one bit of data per
The following bus protocol has been defined:
? Data transfer may be initiated only when the bus
is not busy.
? During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
clock pulse.
Each data transfer is initiated with a Start condition and
terminated with a Stop condition. The number of the
data bytes transferred between the Start and Stop
conditions is determined by the master device.
interpreted as a Start or Stop condition.
4.5
Acknowledge
Accordingly, the following bus conditions have been
defined (Figure 4-1).
Each receiving device, when addressed, is obliged to
generate an Acknowledge signal after the reception of
4.1
Bus Not Busy (A)
each byte. The master device must generate an extra
clock pulse which is associated with this Acknowledge
Both data and clock lines remain high.
bit.
Note:
The 24XX515 does not generate any
4.2
Start Data Transfer (B)
Acknowledge bits if an internal program-
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a Start condition. All
commands must be preceded by a Start condition.
ming cycle is in progress, however, the
control byte that is being polled must
match the control byte used to initiate the
write cycle.
4.3
Stop Data Transfer (C)
A device that acknowledges must pull down the SDA
line during the Acknowledge clock pulse in such a way
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a Stop condition. All
operations must end with a Stop condition.
that the SDA line is stable low during the high period of
the acknowledge related clock pulse. Of course, setup
and hold times must be taken into account. During
reads, a master must signal an end of data to the slave
4.4
Data Valid (D)
by NOT generating an Acknowledge bit on the last byte
that has been clocked out of the slave. In this case, the
The state of the data line represents valid data when,
after a Start condition, the data line is stable for the
duration of the high period of the clock signal.
slave (24XX515) will leave the data line high to enable
the master to generate the Stop condition.
FIGURE 4-1:
DATA TRANSFER SEQUENCE ON THE SERIAL BUS
(A)
(B)
(D)
(D)
(C)
(A)
SCL
SDA
Start
Condition
FIGURE 4-2:
Address or
Acknowledge
Valid
ACKNOWLEDGE TIMING
Data
Allowed
to Change
Stop
Condition
Acknowledge
Bit
SCL
1
2
3
4
5
6
7
8
9
1
2
3
SDA
Data from transmitter
Data from transmitter
Transmitter must release the SDA line at this point
allowing the Receiver to pull the SDA line low to
acknowledge the previous eight bits of data.
DS21673G-page 6
Receiver must release the SDA line at this
point so the Transmitter can continue
sending data.
? 2008 Microchip Technology Inc.
发布紧急采购，3分钟左右您将得到回复。
相关PDF资料
24FC64T-I/MF
IC EEPROM 64KBIT 1MHZ 8DFN
24LC014H-I/P
IC EEPROM 1KBIT 400KHZ 8DIP
24LC014T-E/OT
IC EEPROM 1KBIT 400KHZ SOT23-6
24LC01B-I/SNG
IC EEPROM 1KBIT 400KHZ 8SOIC
24LC024H-I/ST
IC EEPROM 2KBIT 400KHZ 8TSSOP
24LC025T-E/MC
IC EEPROM 2KBIT 400KHZ 8DFN
24LC04B-E/P
IC EEPROM 4KBIT 400KHZ 8DIP
24LC04BH-E/P
IC EEPROM 4KBIT 400KHZ 8DIP
相关代理商/技术参数
24FC64
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM
24FC64-E/CS16K
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM
24FC64-E/MC
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM
24FC64-E/MNY
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM
24FC64-E/MS
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM
24FC64-E/OT
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM
24FC64-E/P
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM
24FC64-E/SM
制造商:MICROCHIP 制造商全称:Microchip Technology 功能描述:64K I2C? Serial EEPROM